
International Application No. PCT/BE98/00139



Date: May 12, 1999

Page 1

TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 USC 371

International Application No.:PCT/BE98/00139 International Filing Date: September 22, 1998

Priority Date Claimed:

Title of Invention: DEVICES AND METHODS FOR IMPROVING THE IMAGE QUALITY IN AN IMAGE

SENSOR

Applicant(s) for DO/EO/US:

Bart Dierickx and Spyros Kavadias

Assistant Commissioner for Patents

Box PCT

Washington D.C. 20231-9998

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

- 1. (X) This is a **FIRST** submission of items concerning a filing under 35 USC 371.
- 2. () This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 USC 371.
- 3. (X) This express request to begin national examination procedures (35 USC 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 USC 371(b) and PCT Articles 22 and 39(1).
- 4. () A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.
- 5. (X) A copy of the International Application as filed (35 USC 371(c)(2))
 - a) (X) is transmitted herewith (required only if not transmitted by the International Bureau).
 - b) () has been transmitted by the International Bureau.
 - c) is not required, as the application was filed in the United States Receiving Office (RO/US).
- 6. () A translation of the International Application into English (35 USC 371(c)(2)).
- 7. (X) Amendments to the claims of the International Application under PCT Article 19 (35 USC 371(c)(3))
 - a) () are transmitted herewith (required only if not transmitted by the International Bureau).
 - b) () have been transmitted by the International Bureau.
 - c) () have not been made; however, the time limit for making such amendments has NOT expired.
 - d) (X) have not been made and will not be made.
- 8. () A translation of the amendments to the claims under PCT Article 19 (35 USC 371(c)(3)).
- 9. () An oath or declaration of the inventor(s) (35 USC 371(c)(4)).
- 10. () A copy of the International Preliminary Examination Report with any annexes thereto, such as any amendments made under PCT Article 34.

International Application No. PCT/BE98/00139

U.S. Application No.

Date: May 12, 1999

Page 2

11. 0 A translation of the annexes, such as any amendments made under PCT Article 34, to the International Preliminary Examination Report under PCT Article 36 (35 USC 371(c)(5)).

Items 11. to 16. below concern other document(s) or information included:

- 12. An Information Disclosure Statement under 37 CFR 1.97 and 1.98. 0
- An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 13. 0 and 3.31 is included.
- 14. (X) A FIRST preliminary amendment.
 - A SECOND or SUBSEQUENT preliminary amendment. 0
- 15. 0 A substitute specification.
- 16. 0 A power of attorney and/or address letter.
- 17. (X) International Application as published.
- 18. Small Entity Statement. 0
- 19. 0 PCT Form PCT/IPEA/402.
- 20. (X) PCT Form PCT/IB/308.
- 21. (X) PCT request form.
- 22. (X) International Search Report Form PCT/ISA/210
- 23. (X) Notification of the Recording of a Change.
- 24. (X) A return prepaid postcard.
- 25. The following fees are submitted: (X)

Page 3

Date: May 12, 1999

International Application N	Vо.
PCT/BE98/00139	

——	Way 12,	1777				1 age
						FEES
		В	BASIC FEE			\$840
CLA	IMS		UMBER ILED	NUMBER EXTRA	RATE	
Total	Claims	7	- 20 =	0 ×	\$18	\$0
Independent Claims			- 3 =	0 ×	\$78	\$0
Multi	ple depen	dent claims(s) (if applica	able)		\$260	\$0
		Т	OTAL OF A	BOVE CALCULATION	ONS \$840	
		/2 for filing by small ent also be filed. (NOTE 3			tity \$	
		Т	TOTAL NATIO	ONAL FEE		\$840
		Т	TOTAL FEES	ENCLOSED		\$840
				amount to be ref		\$ \$
26.	(X)		The fee for later submission of the signed oath or declaration set forth in 37 CFR 1.492(e) will be baid upon submission of the declaration.			
27.	(X)	A check in the amount of \$840 to cover the above fees is enclosed.				
28.	0	Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40 per property.				
29.	(X)	The Commissioner is hereby authorized to charge only those additional fees which may be required to avoid abandonment of the application, or credit any overpayment to Deposit Account				

NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.

No. 11-1410. A duplicate copy of this sheet is enclosed.

SEND ALL CORRESPONDENCE TO:

KNOBBE, MARTENS, OLSON & BEAR, LLP 620 Newport Center Drive Sixteenth Floor Newport Beach, CA 92660

Stephen C. Jensen Printed Name

35,556

Registration Number

● 09/308032 510 Rec'd PCT/PTO 12 MAY 1999

IMEC169.001APC PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant	:	Dierickx et al.) Group Art Unit Unknown
Int'l Appl. No	.:	PCT/BE98/00139))
Int'l Filing Da	te:	September 22, 1998))
For	:	DEVICES AND METHOD FOR IMPROVING THE IMAGE QUALITY IN AN IMAGE SENSOR))))
Examiner	:	Unknown))

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents Washington, D.C. 20231

Dear Sir:

Please delete Claims 5 and 9.

1. (Amended) An image sensor comprising an array of rows (i) and columns (j) of pixels (X_{ij}) , all the pixels of one column of the array being connected to at least one common pixel output line (l_i) having at least one memory element (M_j) and at least a first amplifying element (A_j) , all these amplifying elements (A_j) being connected to a common output amplifier (D), characterized in that the sensor further comprises:

a second amplifying element (B_j) on the output of the memory element (M_j) , said common output amplifier (D) having at least two input terminals, means (S1) for switching the pixel's signal on the common output line (l_j) and the memory element's signal (M_j) to respectively third and second amplifying elements $(A_j \text{ and } B_j)$ of one column, and

Int'l Appl. No. : PCT/BE98/00139 Int'l Filing Date: September 22, 1998

means (S2) for switching the two output signals of the amplifying elements (A_j, B_j) of one column to respectively first and second input terminals of said common [output] amplifier (D).

3. (Amended) An image sensor comprising an array of rows and columns of pixels (X_{ij}) , all the pixels of one column of the array being connected to at least one common pixel output line (I_j) having at least one memory element (M_j) and at least one amplifying element (A_j) , all these amplifying elements (A_j) being connected to a common output amplifier (D), characterized in that before the amplifying element (A_j) , the common pixel output line (I_j) is divided through switches $(S4_j \text{ and } S5_j)$ in at least two parallel circuits, <u>at least</u> one circuit having said memory element (M_j) , [the two parallel circuits being connected through a switch $(S6_j)$ with the same input of said amplifying element (A_j)].

Respectfully submitted,

KNOBBE, MARTENS, OLSON & BEAR, LLP

By:

Stephen C. Jensen Registration No. 35,556

Attorney of Record

620 Newport Center Drive

Sixteenth Floor

Newport Beach, CA 92660

(949) 760-0404

F:\DOC\$\SCJ\SCJ-1463.DOC:rc 042999

WO 99/16238

1

5

DEVICES AND METHODS FOR IMPROVING THE IMAGE QUALITY IN AN IMAGE SENSOR

10

Field of the invention

The present invention relates to solid state imaging devices being manufactured in a CMOS- or MOS-technology.

More particularly, the principal object of the present invention is related to methods and devices which are able to improve the image quality in an image sensor.

Another object of the present invention is related to the improvement of the image quality by a method of correcting isolated pixel values present in an image taken by imaging devices.

Background of the invention

25 Solid state image sensors are well known. Virtually all solid-state imaging sensors have as key element a photosensitive element being a photoreceptor, a photo diode, a photo transistor, a CCD gate, or alike. Typically, the signal of such a photosensitive element is a 30 current which is proportional to the amount electromagnetic radiation (light) falling onto the photosensitive element.

A structure with a photosensitive element included in a circuit having accompanying electronics is

20

25

called a pixel. Such pixel can be arranged in an array of pixels so as to build focal plane arrays of rows and columns.

5 implemented in a CCD-technology or in a CMOS- or MOS-technology. Solid state image sensors find a widespread use in devices such as camera systems. In this application a matrix of pixels comprising light sensitive elements constitutes an image sensor, which is mounted in the camera system. The signal of said matrix is measured and multiplexed to a so-called video-signal.

Of the image sensors implemented in a CMOSor MOS-technology, CMOS or MOS image sensors with passive pixels and CMOS or MOS image sensors with active pixels are distinguished. An active pixel is configured with means integrated in the pixel to amplify the charge that is collected on the light sensitive element. Passive pixels do means and require a charge sensitive not have said amplifier that is not integrated in the pixel. For this reason, active pixel image sensors are potentially less sensitive to noise fluctuations than passive pixels. Due to the additional electronics in the active pixel, an active image sensor may be equipped to execute more sophisticated functions, which can be advantageous for the performance of the camera system. Said functions include filtering, operation at higher speed or operation in more extreme illuminations conditions.

Examples of such imaging sensors are disclosed in EP-A-0739039, in EP-A-0632930 in 30 US-A-5608204. The imaging devices based on the structures as disclosed in these patent applications however are still subject to deficiencies in the image quality of the devices.

30

WO 99/16238 PCT/BE98/00139

3

A problem in these CMOS based imaging devices appears because material imperfections and technology variations have as effect that there is a non-uniformity in the response of the pixels in the array. This effect is caused by a non-uniformity or fixed pattern noise (FPN) or by a photoresponse non-uniformity (PRNU). Correction of the non-uniformity needs some type of calibration, e.g. by multiplying or adding/subtracting the pixel's signals with a correction amount that is pixel-dependent.

10 Several methods to cancel FPN are based on techniques that are often called correlated double sampling or offset compensation. The methods in general are based on the following: the signal of the pixel is subtracted from the signal of the same pixels in a reference state (this reference state is typically the reset or dark state). The 15 difference of both signal is free of pixel-related nonuniformity. However, if the differencing circuit is common for a part of the imager (typically, common for column), a new non-uniformity will originate due to the 20 non-uniformity of the differencing circuits. In a typical APS imager with common column buffers or column amplifiers, the new fixed pattern noise is column dependent, and is visible in the image as a shade of vertical stripes.

A stripe-shaped FPN is much more annoying than a pure statistical FPN. It is seen in experiments that a true random FPN of 5% RMS is barely visible to the human eye, whereas a stripe-shaped FPN remains visible even when the amplitude is below 1% RMS. The reason is that the human eye has a kind of built-in spatial filter that recognises larger structures even when they have low contrast.

Even if in the case that we have no fixed pattern noise, the photoresponse non-uniformity can be different from 0.

:[]

: 17

10

15

WO 99/16238 PCT/BE98/00139

4

Another problem arises due to processing imperfections, statistics, etc. This means that typically, a finite number of pixels in a pixel array will be defective (hard faults) or yield a signal that deviates visibly from the "exact" pixel value. Such faults appear as white or black (or grey) points in the image. This class of faults in the sequel is called an isolated pixel value.

A known way to cancel these spots is to store a list of them and of their positions in the image in a memory unit in the device. In an image processing step, the isolated pixel value is then replaced by e.g. the average of the surrounding pixels. This method is viable, but has the disadvantage that it requires a memory. Moreover, it handle cannot isolated pixel values that appear intermittently or only in certain cases. A good example, is a so-called dark current pixel. Such pixels will appear white in a dark environment, but will behave normal in a bright environment.

Other ways to cancel isolated pixels faults

20 have been proposed, e.g. the spatial median filter or other
types of Kalman filters can be used to remove such isolated
faults. Unfortunately, such filters do also remove useful
detail from the image. Consider the image of a star covered
sky with an image sensor that has some faulty pixels that

25 appear white. The quoted filters are not able to remove the
white point due to faults, and leave the white points that
are stars untouched.

Aim of the invention

30 The present invention aims to suggest a pixel structure and methods to improve the image quality, more in particular the image non-uniformity of in array of pixels by cancellation of the appearance of column-shaped fixed pattern noise (FPN).

Main characteristics of the present invention

As a first object, the present invention is related to an image sensor comprising an array of rows and columns of pixels, all the pixels of one column of the array being connected to at least one common pixel output line having at least one memory element and at least a first amplifying element, all these amplifying elements being connected to a common output amplifier.

According to one preferred embodiment, the 10 image sensor further comprises :

- a second amplifying element on the output of the memory element,
- said common output amplifier having at least a first and a second input terminals,
- 15 means for switching the pixel's signal on the common output line and the memory element's signal to respectively first and second amplifying elements of one column, and
- means for switching the two output signals of the amplifying elements of one column to respectively first and second input terminals of said common output amplifier.

Preferably, the switching means comprise at least one cross-bar switch.

According to another preferred embodiment, the image sensor further comprises before the amplifying element two parallel circuits being connected through switches to the common pixel output line, at least one circuit having said memory element. Preferably, both 30 circuit have a memory element.

According to another preferred embodiment, said common pixel output line is being connected through switches to said memory element and said amplifying

. : []

15

30

5

WO 99/16238 PCT/BE98/00139

6

element, where the offset of the amplifying element is stored on the memory element during a first phase of the read-out, and this offset is subtracted from the signal of the amplifying element during the second phase of the read-out.

The present invention is also related to a method of reading out an array of rows and columns of pixels in an image sensor as described hereabove according to the first embodiment, comprising the steps of:

- 10 amplifying the output signals of essentially each pixel of one column in the first amplifying element thereby obtaining a set of amplified pixel output signals,
 - amplifying the reference signals of essentially each pixel of one column in the second amplifying element, thereby obtaining a set of amplified pixel reference signals,
- consecutively, for essentially each pixel of said column imposing the amplified pixel output signal to a first or a second terminal of said common output amplifier and imposing the amplified pixel reference signal to a second or a first terminal of said common output amplifier, while switching the amplified pixel output signal to respectively said first and said second terminals for essentially each consecutive pixel of said column, said reference signal being imposed to the other terminal of said common output amplifier.

A voltage can be imposed to a node. In this case, it means e.g. that the node is connected to a voltage source. The voltage source should be higher than the node, i.e. it should have a lower impedance.

According to another preferred embodiment, the present invention is related to a method of reading out an array of rows and columns of pixels in an image sensor

25

30

as described hereabove in the second embodiment of the present invention, comprising the steps of :

- sampling the signal in a first phase and storing it in a memory element,
- 5 sampling the signal in a second phase and possibly storing it in another memory element,
 - subtracting said first signal from said second signal in a unique output circuit.

According to another preferred embodiment,

10 the present invention is related to a method of reading out
an array of rows and columns of pixels in an image sensor
as described in the third embodiment of the present
invention, comprising the steps of:

- during a first phase, calibrating the output of the
 amplifying element to a predetermined value,
 - storing said value in a memory element during the application of a first signal of said pixel on the line,
 - during a second phase, applying a second signal of said pixel on the line in order to have on the output a signal proportional to the difference between first and second signals.

Another aspect of the present invention is related to a method of replacing an isolated pixel value in the image of an image sensor, being an array of pixels, and wherein at least one current source is connected to the pixels, the method comprising the step of :

- limiting said isolated pixel value between or to an upper and/or a lower bound that is derived from the values of pixels in the immediate neighbourhood of the said isolated pixel value.

Preferably, said upper and/or lower bounds are found by extrapolating the immediate neighbourhood pixel values towards a value that corresponds to the

position of said individual pixel in relation to the immediate neighbourhood pixels.

Said upper and/or lower bounds are found by extrapolating the values of a neighbour (V_1N) of the pixel having said isolated pixel value and of the neighbour thereafter (V_2N) , the replacing pixel value being calculated as $V_1N+n*(V_1N-V_2N)$, n being a real number.

The neighbourhood and the neighbourhood thereafter are on the same row of said array. Preferably,

the upper bound is the maximum of a set of values, said set being determined as the pixel values (a,b,c,d,e) of pixels on the same row of said array as said isolated pixel, said upper bound being calculated as

cmax = F(a,b,c,d), or cmax G(E(a,b), E(e,d), E(b), E(d))

where F is a non-linear or linear function, G is a nonlinear GE or linear function, E is an extrapolating function, wherein cmax= MAX(2b-a,2d-e,b,d) together with

cmin= MIN(2b-a,2d-e,b,d)

20 with MAX () yielding the maximum, respectively the minimum of the arguments, the corrected c-value being obtained as c=MIN(MAX(c,cmin),cmax).

25 Brief description of the drawings

Figure 1a represents a particular implementation of a column FPN cancellation method and the corresponding image sensor structure therefor.

30 Figure 1b represents an embodiment of a cross-bar switch used in the structure represented in Fig. 1a.

30

- Figure 2 describes another particular implementation of a column FPN cancellation method and the corresponding image sensor structure therefor.
- 5 Figure 3 describes a particular embodiment of an output block being used in the structure as represented in Fig. 2.
- Figure 4 represents the switching diagram for the read-out signal applied to the several switches in the structure as represented in Fig. 2.
 - Figures 5 represent another particular implementation of a column FPN cancellation method and the corresponding image sensor structure therefor, wherein Fig. 5a represents more particularly one column in an array of pixels being connected to two different structures represented in details in Fig. 5b and 5c during a first phase and a second phase.
- 20 Figure 6 represents the specific topology used for the structure represented in Fig. 5b and 5c.
 - Figure 7 represents the switching diagram for the read-out sequence to the several switches used in the structure represented in Fig. 6.
- 25 Figures 8a and 8b represent a method of correcting isolated white pixel values being present in an image composed by an array of pixels.

Brief description of preferred embodiments of the present invention

As a first object of the present invention, a first structure of an APS image sensor is represented in Fig. 1. References (X_{1j}) , (X_{2j}) and (X_{3j}) are three pixels

20

25

of a column of an image sensor. The pixel's signal on a common output line (l_j) is represented in particular by the column bus "K" in the present case and is fed to the optional buffer amplifier A_j, and/or stored on a memory element (capacitor C + switch S3), and fed to amplifier B_j. By the relative timing of the addressed pixel's reset pulse and the control of the switch S3, one can make that the pixel's signal and its reference level are available on amplifiers A_j, reps. B_j. The fact that the signal passes through the column amplifiers A_j and B_j, is a source of offset non-uniformity, which is column related and causes a vertical stripe-shaped FPN. More specifically, each column will feature an average "OV" offset voltage referred to the average of the other columns.

Switches (S1) and (S2) are crossbar switches. Suppose that they are in the forward direction either in crossed directions. Both switches S1 and S2 operate synchronously. In both cases, the signal on the capacitor C goes to the input of the output amplifier, and the signal on K goes to the + input of the output amplifier. Yet, the "OV" of the column will be positive in the one case and negative in the other case. Since the switches (S1)/(S2) are modulated, e.g. essentially turned direction at each new row (i = 1, 2, 3) of the image, the average offset of a column will be zero. For each individual pixel of a column, there will be indeed remain an offset which is + or - OV but this is a very small feature, and is not recognised by the eye as a stripe.

Another embodiment of the present invention is to suggest a read-out scheme for image sensors that suppresses the effects of non-uniformities caused by variations in pixels as well as variations in the output amplifiers. This read-out scheme can be used in sensors

15

that provide the output signal in terms of a difference. For example, in a sensor with integrating pixels, this difference is the voltage between the output when the pixel is on reset state and the output voltage after integration time.

Namely the method suggests to subtract the signal when a pixel is reset from the signal after the integration time, in order to have a signal which is free from pixel variations. In order to avoid the introduction of the non-uniform column amplifiers effects, the signal of the reset state as well as the signal after integration are sampled and held by the column read-out circuit. Finally, the subtraction is being carried out by a unique subcircuit at the sensor's output (D). This is detailed in Fig. 2.

For every row of pixels the read-out process is, of course, identical. Let us assume that the ith row is selected. When pixels are reset, the switches controlled by the signal Φ 1, are closed, thus the reset-level output of every pixel on the ith row, namely $\chi_{ii}^{'}$, is stored on the 20 corresponding memory element $M_{\mbox{rj}}$ (which is in the present case a capacitor).

Then, the switches $S4_{\cap{$\cap{$}$}}$ controlled by $\Phi1$ are opened and pixels start integrating the charge carriers produced by the impinging light. After the lapse of the 25 integration time, the switches S5 $_{1}$ controlled by Φ 2 are closed, thus storing the values of the pixel output to the memory element $M_{\mbox{\scriptsize S}\mbox{\scriptsize $\mathring{\scriptsize 1}$}}$ (also a capacitor). This value, for the pixel with coordinates ij is denoted as χ_{ii}^{s} .

After the sample and hold phase for the two 30 voltages, $\chi^{'}_{ii}$ and χ^{s}_{ij} , for the first column and proceeding from the first column to the last, the

appropriate column read-out circuit is connected with the output.

When the ith column has been selected, the signal Φ 3 drives the switch S6 $_{\rm j}$ to led the signal $\chi^{'}_{ij}$ to the output modified according to the action of the column amplifier, so as a signal

$$y_{ii}^{s} = A_{i} x_{ii}^{s} + B_{i} \tag{1}$$

is led to block D (common output amplifier).

The block D is an easily realisable circuit 10 with an output

$$z(n) = [y(n) - y(n-1)]$$
 (2)

where y(n) denotes the input as instant n.

A preferred embodiment of such output block
(D) is described in details in Fig. 3. Therefore, the

15 output signal will be free from variations in the characteristics of pixels and the column amplifiers.

$$y_{ij}^{r} - y_{ij}^{s} = A_{j} \left(x_{ij}^{r} - x_{ij}^{s} \right)$$
 (3)

where A_j is easily reproducible, by example by using source followers as the local final phase of the column circuits (when $A_j = 2$, $B_j = -V_{thj}$).

Fig. 4 shows a switching diagram for the above-mentioned read-out circuit wherein Φ 3 is controlling S4j, Φ 4 is controlling the switch S5j and Φ 5 is controlling the switch S6j.

According to another embodiment of the present invention, an attempt to overcome the problem of offset introduced by the column in a image sensor consisting of pixels is described in Figs. 5 & 6, which can be used with pixels that are read-out twice in every access. For example, in integrating pixels, one read

operation is being performed when the pixel is set on the reset phase (first phase) and the second read-out moment is after a certain integration time (second phase), the first phase is defined by a period wherein the read-out signal of the pixel is according a first state while the second phase is defined by a period such as an integration period where the read-out signal of the pixel is in another state.

 $\label{eq:continuous_state} \mbox{In the first phase, when pixel output is V_1,} \\ \mbox{the capacitor C stores a charge :} \\$

10
$$Q = C(V_{ac} - V_{out}) = C(V_{ac} - V_1 + V_{th})$$
 (4)

where V_{th} is the threshold voltage of μ .

During second phase, when pixel output is V_2 , the capacitor stores again charge Q which now can be expressed as :

15
$$Q = C(V_{q\mu} - V_2)$$
 (5)

where $V_{q\mu}$ is the gate voltage of μ .

From (4) and (5), we obtain:

$$V_{q\mu} = V_2 - V_1 + V_{ac} + V_{th}$$
 (6)

Therefore :

20
$$V_{out} = V_2 - V_1 + V_{ac}$$
 (7)

i.e. the output voltage does not depend on the $V_{\hbox{\scriptsize th}}$ (where variations in the $V_{\hbox{\scriptsize th}}$ cause offsets in the signal $V_{\hbox{\scriptsize out}}$).

The column amplifier can be implemented by using the topology described in details in Fig. 6.

Switches S7, S8, S9, S10 and S11 are being controlled by signals Φ 5 and Φ 6 (when Φ i is high, the corresponding switches are closed) as represented in Fig. 7.

According to a preferred embodiment 30 represented in Fig. 7, S7, S8 and S9 are controlled by Φ 5 while S10 and S11 are controlled by Φ 6 (when Φ i is high, the corresponding switches are closed). This means that Φ 5

20

25

is describing the situation represented in Fig. 5b while Φ 6 is representing the situation represented in Fig. 5c.

14

According to another aspect, the present invention is able to discriminate between isolated pixel faults and features in the real image. In the case of an image of a star covered sky, it should be noted that the fact that the image projected through a lens is never perfectly sharp. Even with good lenses, a star image is not projected on a single pixel. Always the point like source of the start will be smeared out over a central pixel and a few neighbours. In a 1-dimensional cross section, a star image will look like the image in Fig. 8a, while an isolated pixel fault will look like in Fig. 8b.

In the above simple example, the peak in 15 Fig. 8b should be removed, while the peak in 8a should remain untouched.

The advantage is clear, only device faults are corrected while normal images are left untouched. The operation causes no visible image degradation in faultless parts of the image.

According to this second aspect present invention, a method to remove an isolated whiter or darker pixel from the image is suggested. This method consists in limiting the value of every individual pixel between an upper and/or a lower bound that is/are derived from the values of pixels in the intermediate neighbourhood of the said pixel.

Preferably, the upper and/or lower bounds are found by extrapolation of the neighbourhood pixel values 30 towards the position of the said individual pixel. The upper and/or lower bound are/is a combination of one or several such 1-D or 2-D extrapolations done with different

methods, and/or from different sides of the said individual pixel.

Preferably, extrapolation is the linear extrapolation of a neighbour (N1) of the said individual pixel (IP) and the neighbour thereafter (N2). The extrapolated value is calculated as 2*N1-N2 or more general: N1 + n* (N1-N2) where the parameter n is a real number, typically between 0 and 3.

According to another preferred embodiment,

10 the calculation of the upper bounds is performed by
extrapolating values from the two sides of said individual
pixels. The advantage is that only the pixels data in 1
line of an image are required, which saves memory and
operations and allows straightforward implementation as a

15 pipelined filter. Also such a filter is able to correct a
vertical line defect.

In the example of Figs. 8a and 8b, five pixels in a neighbourhood (a 5-pixel "kernel") are taken. The experience is that smaller kernels do not yield good results. Larger kernels may give some improvements compared to the 5-pixel kernel.

20

CLAIMS

- 1. An image sensor comprising an array of rows (i) and columns (j) of pixels (X_{ij}) , all the pixels of one column of the array being connected to at least one common pixel output line (l_j) having at least one memory element (M_j) and at least a first amplifying element (A_j) , all these amplifying elements (A_j) being connected to a common output amplifier (D), characterised in that the sensor further comprises:
- 10 a second amplifying element (B_j) on the output of the memory element (M_j) ,
 - said common output amplifier (D) having at least two input terminals,
- means (S1) for switching the pixel's signal on the common output line (l_j) and the memory element's signal (M_j) to respectively third and second amplifying elements (A_j) and (B_j) of one column, and
 - means (S2) for switching the two output signals of the amplifying elements $(A_j,\ B_j)$ of one column to respectively first and second input terminals of said common output amplifier (D).
 - 2. An image sensor as recited in claim 1, wherein said switching means comprise at least one crossbar switch.
- 25

 3. An image sensor comprising an array of columns and rows of pixels (X_{ij}) , all the pixels of one column of the array being connected to at least one common pixel output line (l_j) having at least one memory element (M_j) and at least one amplifying element (A_j) , all these amplifying elements (A_j) being connected to a common output amplifier (D), characterised in that before the amplifying

30

element (A_j) , the common pixel output line (l_j) is divided through switches $(S4_j \text{ and } S5_j)$ in two parallel circuits, at least one circuit having said memory element (M_j) .

- 4. An image sensor as recited in claim 3, 5 wherein both circuits have a memory element (Ms_1 and Mr_1).
 - 5. An image sensor comprising an array of columns and rows of pixels (X_{ij}) , all the pixels of one column of the array being connected to at least one common pixel output line (l_j) having at least one memory element (M_j) and at least one amplifying element (A_j) , all these amplifying elements (A_j) being connected to a common output amplifier (D), characterised in that said common pixel output line (l_j) is being connected through switches $(S7_j, S8_j, S9_j \text{ and } S10_j, S1l_j)$ to a memory element (C_j) and an amplifying element (μ_j) , where the offset of the amplifying element is stored on the memory element during a first phase of the read-out, and this offset is subtracted from the signal of the amplifying element during the second phase of the read-out.
- 6. A method of reading out an array of rows and columns of pixels (X_{ij}) of an image sensor according to claim 1, comprising the steps of :
 - amplifying the output signals of essentially each pixel of one column in the first amplifying element $(A_{\mbox{\scriptsize j}})$ thereby obtaining a set of amplified pixel output signals,
 - amplifying the reference signals of essentially each pixel of one column in the second amplifying element $(B_{\dot{J}})$, thereby obtaining a set of amplified pixel reference signals,
 - consecutively, for essentially each pixel (i = 1, 2, 3)

5

10

15

25

of said column imposing the amplified pixel output signal to a first or a second terminal of said common output amplifier (D) and imposing the amplified pixel reference signal to a second or a first terminal of said common output amplifier (D), while switching amplified pixel output signal to respectively said first second terminals for essentially consecutive pixel of said column, said reference signal being imposed to the other terminal of said common output amplifier.

- 7. A method of reading out an array of rows and columns of pixels $(X_{\mbox{ij}})$ of an image sensor as recited in claim 3, comprising the steps of :
- sampling the signal in a first phase and storing it in a memory element $(\textbf{M}_{\mbox{i}\,\mbox{j}})\,,$
- sampling the signal in a second phase and possibly storing it in another memory element,
- subtracting said first signal from said second signal in a unique output circuit (D).
- 8. Method as recited in claim 7, wherein said first phase is the reset phase and said second phase is after the integration period.
 - 9. A method of reading out an array of rows and columns of pixels $(X_{\mbox{ij}})$ of an image sensor as recited in claim 5, comprising the steps of :
 - during a first phase, calibrating the output of the amplifying element to a predetermined value,
 - storing said value in a memory element during the application of a first signal of said pixel on the line,
- 30 during a second phase, applying a second signal of said pixel on the line in order to have on the output a signal proportional to the difference between first and second signals.




FIG. 1a





FIG. 1b






FIG. 3





FIG. 4

4/6






FIG. 5b




FIG. 5c




FIG. 6




FIG. 7




FIG. 8a




FIG. 8b

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

Devices and methods for improving the image quality in an image sensor

the specification which was filed on May 12, 1999, Serial No. 09/308,032.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR § 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT international application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT international application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s):

	<u>Number</u>	<u>Country</u>	Day/Month/Year Filed
1.	EP 978701431	European Patent Office	September 22, 1997
2.	EP 978701704	European Patent Office	October 24, 1997
3.	PCT/BE98/00139	PCT	September 22, 1998

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below:

below:		
	Application Number	Filing Date

1. 2.

I hereby claim the benefit under 35 U.S.C. § 120 of any United States application(s), or § 365(c) of any PCT international application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 C.F.R. § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

	Application Number	Filing Date	Status: patented, pending, abandoned
1.			
2.			

Application No. 09/308,032 Filed: May 12, 1999

I hereby appoint the following attorneys and agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Louis J. Knobbe, Registration No. 18,780; Don W. Martens, Registration No. 21,107; Gordon H. Olson, Registration No. 20,319; James B. Bear, Registration No. 25,221; Darrell L. Olson, Registration No. 28,247; William B. Bunker, Registration No. 29,365; William H. Nieman, Registration No. 30,201; Lowell Anderson, Registration No. 30,990; Arthur S. Rose, Registration No. 28,038; James F. Lesniak, Registration No. 25,240; Ned A. Israelsen, Registration No. 29,655; Drew S. Hamilton, Registration No. 29,801; Jerry T. Sewell, Registration No. 31,567; John B. Sganga, Jr., Registration No. 31,302; Edward A. Schlatter, Registration No. 32,297; Gerard von Hoffmann, Registration No. 33,043; Joseph R. Re, Registration No. 31,291; John M. Carson, Registration No. 34,303; Andrew H. Simpson, Registration No. 31,469; Daniel E. Altman, Registration No. 34,115; Anita M. Kirkpatrick, Registration No. 32,617; Ernest A. Beutler, Registration No. 19,901; Vito A. Canuso, Registration No. 35,471; William H. Shreve, Registration No. 35,678; Stephen C. Jensen, Registration No. 35,556; Steven J. Nataupsky, Registration No. 37,688; Michael H. Trenholm, Registration No. 37,743; AnneMarie Kaiser, Registration No. 37,649; Brenton R. Babcock, Registration No. 39,592; Nancy Ways Vensko, Registration No. 36,298; Jonathan A. Barney, Registration No. 34,292; Ronald J. Schoenbaum, Registration No. 38,297; Richard C. Gilmore, Registration No. 37,335; John R. King, Registration No. 34,362; William S. Reimus, Registration No. 38,279; John P. Giezentanner, Registration No. 39,993; Frederick S. Berretta, Registration No. 38,004; Christopher A. Colvin, Registration No. 39,147; Richard Kim, Registration No. 40,046; Glenn R. Smith, Registration No. 38,308; Craig S. Summers, Registration No. 31,430; Robert F. Gazdzinski, Registration No. 39,990; Raimond J. Salenieks, Registration No. 37,924; R. Scott Weide, Registration No. 37,755; Renèe E. Canuso, Registration No. 36,657; Michael L. Fuller, Registration No. 36,516; Neil S. Bartfeld, Registration No. 39,901; Daniel E. Johnson, Registration No. 37,033; Katherine W. White, Registration No. 37,470; and Richard E. Campbell, Registration No. 34,790.

Address all telephone calls to at (949) 760 0404

Address all correspondence to Knobbe, Martens, Olson & Bear, 620 Newport Center Drive, 16th floor, Newport Beach, CA 92660, USA.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of first inventor:

Bart Dierickx

Inventor's signature:

Residence:

Citizenship:

Cornelis Deherdstraat 8, 2640 Mortsel, Belgium

Belgian citizen

Full name of second inventor:

Spyros Kavadias

/Inventor's signature :

Residence : Citizenship :

Av. Herbert Hoover 217, 1200 Brussels, Belgium

Greek citizen

BEX